» Current | 2019 | 2018 | 2017 | Subscribe

Linley Newsletter

Toshiba Moves Up to Level 3 ADAS

March 26, 2019

Author: Mike Demler

Toshiba’s new Visconti5 ADAS chip (TMPV770) integrates a high-performance computer-vision subsystem comprising hardware accelerators, a quad-core DSP, and four deep-learning accelerators. It also has an ASIL D–compliant safety processor. The 16nm design supports stereo cameras, delivering 20 trillion operations per second (TOPS) at less than 10W.

The TMPV770 integrates two separate compute subsystems, which the company calls the processing island (PI) and the safe island (SI). The PI handles all the image processing and object recognition, employing a complex heterogeneous architecture. It includes two quad-Cortex-A53 clusters, four DSPs, a four-core deep-learning accelerator (DLA), six feature-detection hardware accelerators, and a two-channel image signal processor (ISP). The PI is ISO 26262 ASIL B compliant, implementing ECC on the buses, ECC and parity on all memories, clock and voltage monitors to detect failures, and a memory-protection unit (MPU) to control memory access.

The SI complies with ISO 26262 ASIL D, the standard’s most stringent safety requirements. To handle control tasks, it integrates dual Cortex-R4 CPUs running in lockstep mode, along with a hardware secure module (HSM) that manages cryptographic keys and performs encryption/decryption. The SI duplicates random logic as well as safety monitors and MPUs. ECC protects the buses and memories.

The chip’s stereo ISP and computer-vision hardware can create a depth map and perform semantic segmentation, as well as recognize and track multiple objects. In an automotive electronic control unit (ECU), the SI works with the PI to control a vehicle’s drive systems. These capabilities are similar to the ones in other processors for Level 3 camera-based ADASs, which support hands-off operation with human backup. But Visconti5 can also serve as the computer-vision and safety-control processor in Level 4 self-driving cars, which will require additional processors for path planning and high-level AI.

Subscribers can view the full article in the Microprocessor Report.

Subscribe to the Microprocessor Report and always get the full story!

Purchase the full article

Events

Linley Spring Processor Conference 2019
April 10 - 11, 2019
Hyatt Regency, Santa Clara, CA
Linley Fall Processor Conference 2019
October 23 - 24, 2019
Hyatt Regency, Santa Clara, CA
More Events »

Newsletter

Linley Newsletter
Analysis of new developments in microprocessors and other semiconductor products
Subscribe to our Newsletter »