» Current | 2022 | 2021 | 2020

Linley Newsletter

RISC-V Extension Eliminates Division

July 19, 2022

Author: Joseph Byrne

RISC-V International, the governing body of the open-standard instruction set, recently approved four new specifications. Underscoring the fact that defining a microprocessor architecture requires more than defining an instruction set, only one new spec deals with instructions and only one affects hardware design.

The new Zmmul extension is a subset of the M extension, but it includes just multiplication instructions. The E-Trace specification documents how RISC-V hardware can trace program flow to assist with debugging. The UEFI protocols help the ISA work with that boot-firmware standard, and the SBI revision updates the common layer that OSs can employ for compatibility among RISC-V implementations.

Targeting everything from microcontrollers to server processors, RISC-V is modular. Implementers choose a 32-, 64-, or 128-bit base architecture and add standard or proprietary extensions for their application. The standard modules come from developers who contribute intellectual property and define the ISA under the auspices of RISC-V International. Members include companies that create RISC-V processors, vendors that use RISC-V CPUs in their designs, software developers, universities, and more. RISC-V blends the communal bazaar of free open-source software (FOSS) with formal governance.

Subscribers can view the full article in the Microprocessor Report.

Subscribe to the Microprocessor Report and always get the full story!

Free Newsletter

Linley Newsletter
Analysis of new developments in microprocessors and other semiconductor products


Linley Spring Processor Conference 2022
Conference Dates: April 20-21, 2022
Hyatt Regency Hotel, Santa Clara, CA
Linley Fall Processor Conference 2021
Held October 20-21, 2021
Proceedings available
Linley Spring Processor Conference 2021
April 19 - 23, 2021
Proceedings Available
More Events »